ESTIMATION OF TOPOGRAPHIC DEFECTS DIMENSIONS OF SEMICONDUCTOR SILICON STRUCTURES
https://doi.org/10.21122/2220-9506-2018-9-1-74-84
Abstract
The effect of non-flatness of semiconductor wafers on characteristics of manufactured devices is shown through defocusing of an image of a topological layout of a structure being formed and through reduction of resolution at photolithographic processing. For quality control of non-flatness the Makyoh method is widely used. However, it does not allow obtaining quantitative characteristics of observed defects, which essentially restricts its application. The objective of this work has been developing of a calculation method for dimensions of topographic defects of wafers having semiconductor structures formed on them, which has allowed determining acceptability criteria for wafers, depending on defects dimensions and conducting their timely penalization.
A calculation method under development is based on deduction of relationships linking distortion of image elements to curvature of local sections of a semiconductor wafer that has formed structures. These structures have been considered to be image finite elements and within this range the curvature radius has been assumed to be constant. Sequential calculation of deviation of element ends from ideal plane based on determining their curvature radius has allowed obtaining geometry of a target surface in a set range of elements. Conditions of image formation and requirements to structures have been determined.
Analytical expressions relating a deviation value of elements of a light-to-dark image with surface geometry have been obtained. This allows conducting effective quantitative control of observed topographic defects both under production and research conditions. Examples of calculation of topographic defects of semiconductor silicon wafers have been provided. Comparison of the obtained results with the data obtained by conventional methods has shown their complete conformity.
About the Authors
S. F. SiankoBelarus
Address for correspondence: Sianko S.F. – Physical-Engineering Institute of the National Academy of Sciences of Belarus Kuprevich str., 10, Minsk 220141, Belarus. e-mail: senkosf@tut.by
V. A. Zelenin
Belarus
References
1. Wayne M. Moreau. Semiconductor Lithography. Principles, Practices, and Materials. Plenum Press. New York and London, 1988, 608 p.
2. Pei Z.J. A study of surface grinding of 300 mm silicon wafers. International Journal of Mashine Tools & Manufacture, 2002, vol. 42 (3), pp. 385–393.
3. Pei Z.J., Strasbaugh A. Fine grinding of silicon wafers. International Journal of Mashine Tools & Manufacture, 2001, vol. 41 (5), pp. 659–672.
4. Pasynkov V.V., Sorokin V.S. Materialy elektronnoi tekhniki [Electronic technology materials]. St. Petersburg, Lan Publ., 2003, 368 p.
5. Nanotekhnologii v elektronike [Nanotechnology in electronics]. Under red. Yu.A. Chaplygina. Мoscow, Тehnosfera Publ., 2005, 450 p.
6. Sievert W. New standards improve chemistry between device makers, suppliers. Semiconductor magazine, 2000, vol. 1, iss. 3, pp. 30–34.
7. Bohan Yu.I., Kamenkov V.S., Tolochko N.K. [Dominant factors of laser gettering of silicon plates]. Fizika i tekhnika poluprovodnikov [Physics and technology of semiconductors], 2015, vol. 49, no. 2, pp. 278–282 (in Russian).
8. Senko S.F. [Peculiarities of forming of defects images under surface control by optical topography]. Mikroelektronika [Microelektronics], 2003, vol. 32, no. 6, pp. 375–385 (in Russian).
9. Senko S.F., Senko A.S. [Color diagnostics of topographic defects]. Doklady BGUIR. [Proceeding of the BSUIR], 2003, vol. 1, no. 2, pp. 103–106 (in Russian).
10. Zelenin V.A., Senko S.F. [New methods and control devices in microelectronics]. Tehnologii Fiztekha. Yubileinyi sbornik trudov [FTI Technology. Jubilee collection works]. In 2 parts. Part.1. Under red. academician S.A. Astapchik. Minsk, EKOPERSPEKTIVA Publ., 2003, pp. 234−253.
11. Riesz F. Geometrical optical model of the image formation in Makyoh (magic-mirror) topography. J. Phys. D: Appl. Phys., 2000, vol. 33, pp. 3033–3040.
12. Riesz F. Makyoh Topography for the Study of Large-Area Extended Defects in Semiconductors. Phys. Stat. Sol. (a), 1999, vol. 171, no. 1, pp. 403–409.
13. Riesz F., Pap. E.A., Ádám M., Lukács I.E. Makyoh-topography study of the swirl defects in Si wafers. Thin Solid Films, 2008, vol. 516, iss. 22, pp. 8087–8091.
14. Mock P., Smith G.W. How to avoid plastic deformation inGaAs wafers duaring molecular beam epitaxial growth. Cryst. Res. Technol., 2000, vol. 35, pp. 541−548.
15. Berry M.V. Oriental magic mirrors and the Laplacian image. European Journal of Physics, 2006, vol. 27, pp. 109–118.
16. Chidambaram S., Pei Z.J., Kassir S. Fine grinding of silicon wafers: a mathematical model for the chuck shape. International Journal of Mashine Tools & Manufacture, 2003, vol. 43 (7), pp. 739–746.
Review
For citations:
Sianko S.F., Zelenin V.A. ESTIMATION OF TOPOGRAPHIC DEFECTS DIMENSIONS OF SEMICONDUCTOR SILICON STRUCTURES. Devices and Methods of Measurements. 2018;9(1):74-84. (In Russ.) https://doi.org/10.21122/2220-9506-2018-9-1-74-84